Abstract-Enhanced performance in AlGaN/GaN Schottky barrier diodes (SBDs) is investigated using a nanowire hybrid tri-anode structure that integrates 3-D Schottky junctions with tri-gate transistors. The fabricated SBDs presented an increased output current density with an improved linearity, above 1 A/mm at 5 V when normalized by an effective anode width, over three orders of magnitude lower reverse leakage current and superior heat dissipation. The sidewall Schottky contacts reduced the turn-on voltage and eliminated the nonideality caused by the AlGaN barrier. The large surface area of the trigate architecture greatly enhanced heat dissipation and largely reduced the average temperature as well as thermal resistance of the integrated tri-gate transistors. The trench conduction near SiO 2 /GaN interface, formed under forward bias at both sidewalls and bottom of nanowire trenches, compensated part of the selfheating degradation and improved the output linearity of the device. Optimal design for the tri-anode structure, based on a model of critical filling factor, was proposed to surmount the issue of partial removal of 2-D electron gas (2DEG), unveiling the potential of nanostructured GaN devices to achieve comparable or even larger output current than counterpart planar devices.
tend to degrade the OFF-state (ON-state) performance [5] [6] [7] . In addition, self-heating is another major issue that hinders the performance of GaN SBDs as well as transistors [8] , since high-temperature degrades significantly the performance, efficiency, and reliability of the devices. Engineering of heat dissipation is, therefore, highly desirable for miniaturization and densification of these devices.
A hybrid tri-anode structure has been recently proposed for AlGaN/GaN SBDs, resulting in reduced V ON , improved ideality factor, and ultralow I R [4] . In this paper, we investigated the electrical enhancement in hybrid tri-anode SBDs and demonstrated further advantages in forward characteristics, such as large output current density, better linearity, and improved heat dissipation of this architecture. Enhanced output current density (I ) with improved output linearity was achieved with a hybrid tri-anode structure due to the sidewall Schottky contact, enhanced heat dissipation, and additional trench conduction channels near oxide/GaN interface. A Schottky junction formed at nanowire sidewalls reduced V ON and eliminated the nonideal behavior observed in planar SBDs. The self-heating was minimized by the nanowire trenches, which largely reduced the thermal resistance of the integrated tri-gate transistors as compared with the counterpart planar devices. Conduction channels at the SiO 2 /GaN interfaces were found to form at not only sidewalls but also trench bottoms with increasing forward bias, which improved the output linearity of the device. This observation challenges assumptions from previous studies where only sidewall conduction is present in such a geometry, as discussed later in this paper. Optimal tri-anode design was discussed based on a critical filling factor model, which could be generally applied to other GaN nanostructure-based approaches, such as tri-gate, -gate, Fin-shaped, Nano-channel array, and Multi-mesa-channel transistors [9] [10] [11] [12] [13] [14] .
II. DEVICE STRUCTURE
The AlGaN/GaN epi in this paper consisted of 3.3-μm buffer, 1.2-μm undoped GaN (u-GaN), 18-nm Al 0.26 Ga 0.74 N barrier, and 2-nm u-GaN cap layers. Schematics and scanning electron microscopy (SEM) observation of the 100-μm-wide tri-anode SBDs are shown in Fig. 1 . The device fabrication started with mesa etching by Cl 2 -based inductively coupled plasma (ICP), followed by metal deposition (Ti/Al/Ni/Au) and ohmic thermal annealing. The AlGaN/GaN nanowires were defined by interference lithography and ICP etching. The sidewall metal-to-2DEG contact in the Tri-anode was considered by defining w a as n× (w + 2b), where n is the number of nanowires in a given device and b represents the width of the Ni-to-2DEG sidewall modulation region (10 nm) [15] . For each of the structures, at least 12 devices were measured, and small error bars in Fig. 2 reveal a little variation between the devices of the same kind. The Planar exhibited a large V ON of 1.43 ± 0.11 V and an undesirable knee voltage. This knee voltage was eliminated in the Tri-anode, with V ON reduced to 0.95 ± 0.09 V. The ON-resistance (R ON ) of the Planar and Tri-anode was 3.38 ± 0.16 and 3.48 ± 0.11 ohm-mm, respectively. Furthermore, the Planar presented a resistive linear behavior under . These improvements can be explained by the integrated sidewall SBDs and trigate MOS in the Tri-anode. As shown in Fig. 1 (e), the equivalent circuit of the hybrid tri-anode consists of Top and Sidewall SBDs as well as the tri-gate MOS. The sidewall SBD has a smaller and close-to-ideal Schottky barrier due to the absence of the AlGaN barrier, which led to a smaller V ON and eliminated the nonideality observed in the Planar. Under reverse bias, the tri-gate MOS was depleted when V was below its threshold voltage (V th ), largely suppressing the I R . The reduction of I R depends on the V th of the tri-gate MOS [4] , which can be controlled by w and the thickness of the SiO 2 [11] , [16] . Fig. 2 (a) also reveals more linear I -V characteristics with the Tri-anode. The first explanation for this is the minimized self-heating of the Tri-anode. To explore this, DC as well as pulsed I -V characteristics of the samples are compared in Fig. 3 . An increase in current with reduced pulse widths from 100 to 10 μs was observed for the Planar, indicating selfheating degradation of its DC performance. There was no obvious difference in DC and pulsed I -V characteristics for the Tri-anode even with a pulse width down to 10 μs (the shortest pulse width possible with our measurement equipment) and current over 1 A/mm. These results suggest a significant reduction of self-heating in the Tri-anode likely due to the improved heat dissipation from the nanowire trenches with large metal surface area, resulting in less thermal degradation in the conductance of the tri-gate MOS. To verify this, AlGaN/GaN tri-gate high electron mobility transistors (HEMTs) with similar nanowires to the Tri-anode were compared with planar MOS transistors, and their normalized drain current-voltage (I D -V D ) characteristics are shown in Fig. 4(a) . Using the technique proposed in [17] , we measured the temperature dependence of the extrapolated drain saturation current (I DS,0 ) and estimated the average temperature over the entire device active area (T avg ) as shown in Fig. 4 (b) (as justified in [18] , T avg obtained by this method is close to the T avg measured by micro-Raman thermography at low power levels although it may neglect the effect of traps). With the same applied power (P a ), the tri-gate HEMT exhibited a much reduced T avg compared with the planar, which is comparable or greater than other technologies proposed for thermal management of GaN electronics such as graphene-graphite quilts [19] , Cu-filled backside via [20] , substrate transfer using h-BN [21] , and nanocrystalline diamond thin film [22] . Fig. 4(b) also suggests a smaller thermal resistance (R TH ) for the tri-gate HEMT, which is consistent with a recent report in the literature [10] . From the slope of the linear region of the T avg versus P a curves, R TH of the planar and tri-gate HEMTs was estimated to be about 34.2 and 17.0 K·mm/W, respectively, normalized by device width. The reduction in R TH of about 50% in the tri-gate HEMT is very close to the reduction (55%) by replacing the Si substrate with SiC [23] , indicating the great potential of the tri-gate technology in thermal engineering of GaN transistors. The reduced R TH in the tri-gate HEMT can be attributed to mainly two reasons: 1) the increased surface area with nanowire architecture and 2) the absence of the AlGaN barrier at the sidewalls, since AlGaN has much lower thermal conductivity with respect to GaN [24] , which improves heat dissipation through the surface. The reduced T avg and R TH confirm the improved heat dissipation in the tri-gate HEMT, which is consistent with the results from pulsed measurements for the tri-anode SBDs.
Besides the enhanced heat dissipation, another reason for the better output linearity of the Tri-anode is the so-called sidewall conduction, which forms additional channels at sidewall SiO 2 /GaN interface as a field-effect transistor (FET) in parallel with the HEMT and reduces the resistance of the trigate MOS [ Fig. 1(e) ]. The sidewall conduction was suggested by previous studies [25] [26] [27] [28] but has not been investigated; in addition, carrier accumulation at the oxide/GaN interface at the trench bottom of the nanowires was neglected. To investigate this effect, periodically gate-recessed MOS transistors were fabricated [ Fig. 5(a) and (b) ]. Gate length of the transistors was 132 μm and the gate-to-source/gate-to-drain distance was 4 μm. The gate region of the transistors was periodically recessed with a depth of 114 nm and a length of 165 nm (period was 300 nm). Transfer characteristics of the fabricated transistor [ Fig. 5(c) ] reveal current flows perpendicularly to the Fig. 5(d) , showing that accumulationinduced channels were well modulated by the gate voltage. These results clearly show that carrier accumulation at SiO 2 /GaN interface forms conduction channels in the trenches and contributes to the output current of the Tri-anode. This contribution would increase with larger bias, compensating self-heat degradation and improving output linearity of the Tri-anode.
To investigate the contribution of the trench conduction, gate-source capacitance (C GS ) of the tri-gate and planar HEMTs was studied, denoted as C tri-gate and C planar , respectively. The 150-μm-wide tri-gate HEMT had similar nanowires to the Tri-anode in which the direction of the current was parallel to the nanowire. Gate lengths of the HEMTs were both 10 μm [the inset of Fig. 4(a) ]. C tri-gate is composed of four capacitors in parallel, as shown in Fig. 6(a) . The first capacitor is the SiO 2 /AlGaN/GaN top gates in the nanowire region (C top ), and the second is the SiO 2 /GaN in nanowire trenches (C trench ), which acted similarly to an FET, as shown in Fig. 6(b) . The other two capacitors are the SiO 2 /AlGaN/GaN planar potions of the gate, one close to the source (C GSs ) and the other close to the drain (C GSd ), corresponding to the GSs and GSd regions in Fig. 4(a) (inset) . Fig. 6(c) shows the C-V characteristics of the tri-gate and planar HEMTs. The steps I-IV observed for the C-V characteristics of the trigate HEMT corresponded to the carrier accumulation in C GSs , C top + C GSd , C trench , and at the SiO 2 /AlGaN interface, respectively. C top showed a less negative V th with respect to C GSs due to sidewall gate depletion and partial relaxation of AlGaN/GaN nanowires [29] . Before step IV, C tri-gate is simply the sum of C GSs , C top+GSd , and C trench . Assuming that these capacitors shared similar values of capacitance in depletion, C trench was extracted using C trench = C tri-gate − [C GSs + (C top + C GSd )] when V G was below 2 V since: 1) there was no spillover; 2) these capacitor were in parallel; and 3) C GSs + (C top + C GSd ) was saturated and its value was close to the value of C tri−gate before the V TH of C trench , as shown in Fig. 6(c) . Fig. 6(d) shows the comparison between the sheet carrier density of the planar HEMT (N s,planar ) and the trench (N s,trench ) , extracted from the C-V measurements. N s,trench is the equivalent carrier density obtained by normalizing the number of carriers with the product of trench length and width (not considering the four sidewalls of the trench) for a fair comparison with the planar HEMT. At a V G of 2 V, N s,trench was about 28.4% of the N s,planar , which represents a significant portion of the carrier density and should not be neglected.
Besides the carrier density, electron mobility (μ) is another important factor that impacts the current in the trench. According to [30] and [31] , the voltage-dependent effective mobility (μ eff ) of SiO 2 /etched GaN channel is only about 16 cm 2 /V·s. This value is much lower than the low-field electron mobility (μ 0 ) and μ eff of the planar HEMT equal to 1560 and 700 cm 2 /V·s at V G = 2 V, respectively, extracted using a mobility-degradation model [32] , [33] . μ 0 was close to the Hall mobility, which was about 1660 cm 2 /V·s. Since the drain current of a transistor is proportional to the product of carrier density and μ, the drain current of the FET was about 6.5% of the counterpart planar HEMT at V G = 2 V. With increasing gate bias, this portion will further increase because of two factors: 1). the slope of the N s,trench -V G curve is larger with respect to the N s,planar -V G curves and 2). the μ eff of the FET does not change too much with the increasing V G [30] while that of the planar HEMT keeps degrading [34] . Consequently, the contribution of trench conduction to the output current of the Tri-anode is then estimated to be small but not negligible, which compensated partly the thermal degradation under high bias and even slightly impacted the ON-resistance under low bias. Analogous to normally-OFF AlGaN/GaN transistors with oxide/GaN gate region, the key factor that limits the trench conduction is the low electron mobility due to the etching-induced damages at the SiO 2 /GaN interface [35] . Such damages create a nitrogen-deficient surface and introduce high-concentration donor states, which greatly increase the probability of Coulomb scattering, and hence degrade the electron mobility [30] , [36] - [37] . However, this mobility can be possibly enhanced by a few means. The first way is to improve the crystalline quality of GaN. For instance, a four-time higher electron mobility has been achieved for dry-etched GaN on sapphire [38] with respect to that on Si [30] , [31] . Second, optimized etching and recovery processes can also be helpful in reducing such damage. These methods would enhance the trench conduction and correspondingly that of the tri-gate HEMT or the Tri-anode. Furthermore, it should also be noted that, although the contribution of the trench conduction was small in this paper, its impact can be relatively increased and possibly even dominating for other trigate or nanowire devices with very small FF or very narrow AlGaN/GaN nanowires in which the 2DEG is almost fully depleted.
The hybrid tri-anode structure improved the performance of the SBD in many aspects, but it sacrifices ∼55% of the 2DEG due to the nanowire etching (FF = 0.45). This reduction in carriers can be compensated by increasing the FF. Fig. 7(a) shows the current densities I d and I ed obtained by two normalizations: 1) by device width (w d = 100 μm) and 2). by effective device width (w ed = n × w for Tri-anode and w ed = 100 μm for Planar). While I ed was larger for the Tri-anode, the corresponding I d became smaller than that of the Planar, because, in this case, the current was normalized by both the widths of nanowires (with 2DEG) and trenches (without 2DEG). The absolute current of a single nanowire in Tri-anode is 9.05×10 −5 A at V = 3 V using I ed,tri−anode ×w. To achieve the same current at V = 3 V using the Planar, a width of ∼197 nm (w 1 ) is needed, resulting in FF critical = w/w 1 = 0.69. Assuming similar strain relaxation and heat dissipation, above such FF critical , I d of the Tri-anode would be larger than the Planar at this voltage. Fig. 7(b) shows the calculated FF critical for the Tri-anode versus V . FF critical is, first, small because of the smaller V ON of the Tri-anode compared to the Planar, and after reaching a maximum value of ∼0.73, it decreases due to the suppressed self-heating and trench conduction. Therefore, by increasing the FF from 0.45 to 0.73 for the Tri-anode, its absolute output current normalized by device width would exceed that of the Planar. In other words, above FF critical , the sidewall contact, superior heat management, and trench conduction overcomes the partial removal of the 2DEG. Considering that w and the length of the nanowire will impact FF critical , further studies of dependence of FF critical on w and their impact on output and thermal characteristics of the nanowire devices will be of great importance.
IV. CONCLUSION
In conclusion, a hybrid tri-anode structure was investigated for AlGaN/GaN SBDs in this paper, which resulted in a reduction of V ON from 1.43 to 0.95 V and over three orders of magnitude lower reverse leakage current. The output current density normalized by the effective anode width, and the output linearity were enhanced by the integrated tri-gate transistors with trench conduction, which also largely diminished self-heating. We investigated the factors contributing to the electrical and thermal improvements in performance. Based on these results, we estimated the critical FF above which the partial removal of the 2DEG in the hybrid tri-anode can be overcome. In addition to the improved ON-state performance and the significant reduction of the OFF-state leakage current by the nanowire geometry, this paper shows the potential of future nanowire devices presenting larger absolute output current than counterpart planar devices.
